 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| HTPG SCL SDA MCL MDA REGISTER CONFIGURATION LOGIC I 2C SLAVE I 2C MASTER HDCP CONTROLLER DDSDA DDCSCL HDCP CIPHER CLK VSYNC HSYNC DE D[23:0] VIDEO DATA CAPTURE COLOR SPACE CONVERSION 4:2:2 TO 4:4:4 CONVERSION HDM ITX CORE SWING_ADJ Tx0[1:0] Tx1[1:0] Tx2[1:0] TxC[1:0] XOR MASK S/PDIF MCLK I 2S[3:0] AUDIO DATA CAPTURE AD9889 1 0 0 5 7 6 5 0 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 DVDD 1 D0 2 DE 3 HSYNC 4 VSYNC 5 CLK 6 S/PDIF 7 MCLK 8 I2S0 9 I2S1 10 I2S2 11 I2S3 12 SCLK 13 LRCLK 14 GND 15 PVDD 16 GND 17 GND 18 PVDD 19 PVDD 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 PIN 1 60 59 58 57 56 55 GND GND D15 D16 D17 D18 D19 D20 D21 D22 D23 MCL MDA SDA SCL DDSDA DDCSCL GND GND AVDD AD9889 TOP VIEW (Not to Scale) 54 53 52 51 50 49 48 47 46 45 44 43 42 41 tSETUP INPUT CLOCKRISING EDGE tHOLD INPUT DATA: D(23:0), DE, SYNCS tHOLD tSETUP tHOLD VS DELAY R0x36[5:0] HS DELAY R0x35, R0x36[7:6] ACTIVE VIDEO HEIGHT R0x39, R0x3A[7:4] WIDTH R0x37[4:0], R0x38[7:1] EAV SAV b HSYNC a a: HSYNC PLACEMENT R0x30, R0x31[7:6] b: HSYNC DURATION R0x31[5:0], R0x32[7:4] EAV SAV VSYNC a b a: VSYNC PLACEMENT R0x32[3:0], R0x33[7:2] b: VSYNC DURATION R0x33[1:0], R0x34 CSC_Mode[1:0] a1[12:0] x 1 4096 a4[12:0] x4 RIN[11:0] x a2[12:0] x 1 4096 + + + x2 1 ROUT[11:0] 2 BIN[11:0] x a3[12:0] 0 GIN[11:0] x x 1 4096 SOURCE DEVICE SINK DEVICE 128 x fS DIVIDE BY N CTS1 CYCLE TIME COUNTER VIDEO CLOCK TMDS CLOCK N1 DIVIDE BY CTS MULTIPLY BY N 128 x fS N REGISTER N 1N AND CTS VALUES ARE TRANSMITTED USING THE "AUDIO CLOCK REGENERATION" PACKET. VIDEO CLOCK IS TRANSMITTED ON TMDS CLOCK CHANNEL. LINE1, PIXEL 1 4:3 DISPLAY TOP HORIZONTAL BAR ACTIVE LINE START R0x48, R0x49 ACTIVE LINE END R0x4A, R0x4B BOTTOM HORIZONTAL BAR ACTIVE PIXEL START R0x4C, R0x4D LINE1, PIXEL 1 4:3 DISPLAY ACTIVE PIXEL END R0x4E, R0x4F SDA tBUFF tSTAH SCL tDHO tDAL tDSU tSTASU tSTOSU tDAH SDA BIT 7 BIT 6 BIT 5 BIT 4 BIT 3 BIT 2 BIT 1 BIT 0 ACK SCL POWER PLANE AD988 DP NE EC E DIGITA DATA E 0.75 0.60 0.45 1.60 MAX 80 1 PIN 1 16.20 16.00 SQ 15.80 61 60 TOP VIEW (PINS DOWN) 14.20 14.00 SQ 13.80 1.45 1.40 1.35 0.15 0.05 SEATING PLANE 0.20 0.09 7 3.5 0 0.10 MAX COPLANARITY 20 21 40 41 VIEW A VIEW A ROTATED 90 CCW 0.65 BSC LEAD PITCH 0.38 0.32 0.22 COMPLIANT TO JEDEC STANDARDS MS-026-BEC 1 |
Price & Availability of AD9889
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |